

#### **Features**

- ➤ Power monitoring, backup supply, and switching for 3V batterybackup applications
- ➤ Write-protect control
- ➤ Input decoder for control of up to 2 banks of SRAM
- ➤ 3-volt backup power output
- ➤ Internal 130mAh lithium-coin cell
- ➤ Reset output for system power-on reset
- ➤ Less than 10ns chip-enable propagation delay
- ➤ 5% or 10% supply operation

# **Integrated Backup Unit**

#### **General Description**

The CMOS bq2502 Integrated Backup Unit provides all the necessary functions for converting one or two banks of standard CMOS SRAM into nonvolatile read/write memory.

A precision comparator monitors the 5V  $V_{CC}$  input for an out-of-tolerance condition. When out of tolerance is detected, the two conditioned chip-enable outputs are forced inactive to write-protect both banks of SRAM.

Power for the external SRAMs is switched from the  $V_{CC}$  supply to the internal battery-backup supply as  $V_{CC}$  decays. On a subsequent power-up, the  $V_{OUT}$  supply is automatically switched from the internal lithium supply to the  $V_{CC}$  supply.


 $V_{SS}$ 

The external SRAMs are write-protected until a power-valid condition exists. The reset output provides power-fail and power-on resets for the system.

During power-valid operation, the input decoder selects one of two banks of SRAM.

The internal lithium cell is initially electrically isolated, protecting the battery from accidental discharge. Connection to the battery is made only after the first application of Vec.

#### **Pin Connections**



#### Pin Names

$V_{OUT}$	Supply output
RST	Reset output
THS	Threshold select input
CE	chip-enable active low input
$\frac{\overline{\text{CE}}_{\text{CON1}}}{\overline{\text{CE}}_{\text{CON2}}}$	Conditioned chip-enable outputs
A	Bank select input
NC	No connect
$V_{CC}$	5-volt supply input

Ground

## **Functional Description**

Two banks of CMOS static RAM can be battery-backed using the  $V_{OUT}$  and conditioned chip-enable output pins from the bq2502. As the voltage input  $V_{CC}$  slews down during a power failure, the two conditioned chip-enable outputs,  $\overline{CE}_{CON1}$  and  $\overline{CE}_{CON2}$ , are forced inactive independent of the chip-enable input  $\overline{CE}$ .

This activity unconditionally write-protects external SRAM as  $V_{CC}$  falls to an out-of-tolerance threshold  $V_{PFD}$ .  $V_{PFD}$  is selected by the threshold-select input pin, THS. If THS is tied to  $V_{SS}$ , the power-fail detection occurs at 4.62V typical for 5% supply operation.

If THS is tied to  $V_{OUT}$ , power-fail detection occurs at 4.37V typical for 10% supply operation. The THS pin must be tied to  $V_{SS}$  or  $V_{OUT}$  for proper operation.

If a memory access is in process to any of the two external banks of SRAM during power-fail detection, that memory cycle continues to completion before the memory is write-protected. If the memory cycle is not terminated within time twpt (150µs maximum), the two chip-enable outputs are unconditionally driven high, write-protecting the controlled SRAMs.

#### bq2502

As the supply continues to fall past  $V_{PFD}$ , an internal switching device forces  $V_{OUT}$  to the internal backup energy source.  $\overline{CE}_{CON1}$  and  $\overline{CE}_{CON2}$  are held high by the  $V_{OUT}$  energy source.

During power-up,  $V_{OUT}$  is switched back to the 5V supply as  $V_{CC}$  rises above the backup cell input voltage sourcing  $V_{OUT}$ . Outputs  $\overline{CE}_{CON1}$  and  $\overline{CE}_{CON2}$  are held inactive for time  $t_{CER}$  (120ms maximum) after the power supply has reached  $V_{PFD}$ , independent of the  $\overline{CE}$  input, to allow for processor stabilization.

The reset output  $(\overline{RST})$  goes active within  $t_R$  (150 $\mu$ s maximum) after VPFD, and remains active for a minimum of 40 $\mu$ s (120 $\mu$ s maximum) after power returns valid. The  $\overline{RST}$  output can be used as the power-on reset for a microprocessor. Access to the external RAM may begin when  $\overline{RST}$  returns inactive.

During power-valid operation, the  $\overline{CE}$  input is passed through to one of the two  $\overline{CE}_{CON}$  outputs with a propagation delay of less than 10ns. The  $\overline{CE}$  input is output on one of the two  $\overline{CE}_{CON}$  output pins depending on the level of bank select input A, as shown in the Truth Table.

Bank select input A is usually tied to a high-order address pin so that a large nonvolatile memory can be designed using lower-density memory devices. Nonvolatility and decoding are achieved by hardware hookup, as shown in Figure 1.

The internal lithium cell is capable of supplying 3V on  $V_{OUT}$  for an extended period. The cumulative length of time that the external SRAMs retain data in the absence of power is a function of the data-retention current of the SRAMs used. The initial capacity of the internal lithium cell is 130mAh. Typically, if the data-retention currents for two external SRAMs are  $1\mu A$  per SRAM at room temperature, nonvolatility is calculated to be for more than 7 years. If only one external SRAM is used, the data-retention time increases to more than 13 years.

The bq2502 battery life is a function of the time spent in battery-backed mode and the data-retention current of the external SRAM. For example, office equipment is generally powered on for 8 hours and powered off for 16 hours. Under these conditions, a single bq2502 provides SRAMs drawing  $2\mu A$  total data-retention current with more than 10 years of nonvolatility.




Figure 1. Hardware Hookup (5% Supply Operation)

As shipped from Benchmarq, the internal lithium cell is electrically isolated from  $V_{OUT}, \overline{CE}_{CON1},$  and  $\overline{CE}_{CON2}.$  Self-discharge in this condition is less than 0.5% per year at 20°C.

**Note:** Following the first application of  $V_{CC}$ , this isolation is broken, and the backup cell provides power to  $V_{OUT}$ ,  $\overline{CE}_{CON1}$ , and  $\overline{CE}_{CON2}$  for the external SRAM.

#### Caution:

Take  $\underline{care}$  to avoid  $\underline{ina}$ dvertent discharge through  $V_{OUT},$   $CE_{CON1},$  and  $CE_{CON2}$  after battery isolation has been broken.

This isolation can be reestablished by applying a valid isolation signal to the bq2502. See Figure 2. This signal requires  $\overline{\text{CE}}$  low as VCC crosses both VPFD and VSO during a power-down. Between these two points in time,  $\overline{\text{CE}}$  must be brought to (0.48 to 0.52) \* VCC and held for at least 700ns. The isolation signal is invalid if  $\overline{\text{CE}}$  exceeds 0.54\*VCC at any point between VCC crossing VPFD and VSO.

The battery is connected to  $V_{OUT}$  immediately on subsequent application and removal of  $V_{CC}. \label{eq:volume}$ 




Figure 2. Battery Isolation Signal

#### **Truth Table**

Inp	out	Output		
CE	Α	CE <sub>CON1</sub>	CE <sub>CON2</sub>	
Н	X	Н	Н	
L	L	L	Н	
L	Н	Н	L	

#### **Absolute Maximum Ratings**

Symbol	Parameter	Value	Unit	Conditions
V <sub>CC</sub>	DC voltage applied on $V_{CC}$ relative to $V_{SS}$	-0.3 to +7.0	V	
$V_{\mathrm{T}}$	DC voltage applied on any pin excluding $V_{CC}$ relative to $V_{SS}$	-0.3 to +7.0	V	$V_T \le V_{CC} + 0.3$
T <sub>OPR</sub>	Operating temperature	0 to 70	°C	
$T_{STG}$	Storage temperature	-40 to +70	°C	
T <sub>BIAS</sub>	Temperature under bias	-10 to +70	°C	
T <sub>SOLDER</sub>	Soldering temperature	260	°C	For 10 seconds
I <sub>OUT</sub>	V <sub>OUT</sub> current	200	mA	

Note:

Permanent device damage may occur if **Absolute Maximum Ratings** are exceeded. Functional operation should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability.

### Recommended DC Operating Conditions (TA = 0 to 70°C)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
	_ , ,	4.75	5.0	5.5	V	THS = V <sub>SS</sub>
$V_{\rm CC}$	Supply voltage	4.50	5.0	5.5	V	THS = V <sub>OUT</sub>
V <sub>SS</sub>	Supply voltage	0	0	0	V	
V <sub>IL</sub>	Input low voltage	-0.3	-	0.8	V	
V <sub>IH</sub>	Input high voltage	2.2	-	Vcc + 0.3	V	
THS	Threshold select	-0.3	-	V <sub>CC</sub> + 0.3	V	

**Note:** 

Typical values indicate operation at  $T_A$  = 25°C,  $V_{CC}$  = 5V or  $V_{BAT}\!.$ 

## DC Electrical Characteristics ( $T_A = 0$ to $70^{\circ}$ C, $V_{CC} = 5V \pm 10\%$ )

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions/Notes
С	Battery capacity	-	130	-	mAhr	Refer to graphs in Typical Battery Characteristics section.
$I_{LI}$	Input leakage current	-	-	± 1	μΑ	$V_{IN} = V_{SS}$ to $V_{CC}$
V <sub>OH</sub>	Output high voltage	2.4	-	-	V	$I_{OH} = -2.0 \text{mA}$
V <sub>OHB</sub>	V <sub>OH</sub> , backup supply	V <sub>BAT</sub> - 0.3	-	-	V	$V_{BAT} > V_{CC}$ , $I_{OH} = -10 \mu A$
V <sub>OL</sub>	Output low voltage	-	-	0.4	V	$I_{OL} = 4.0 \text{mA}$
$V_{\mathrm{BAT}}$	Internal battery voltage	-	2.9	-	V	Refer to graphs in Typical Battery Characteristics section.
Icc	Operating supply current	-	3	6	mA	$\frac{\text{No load on } V_{OUT.}}{\text{CE}_{CON2}\text{, and RST.}} \overline{\text{CE}}_{CON1},$
		4.55	4.62	4.75	V	$THS = V_{SS}$
V <sub>PFD</sub>	Power-fail detect voltage	4.30	4.37	4.50	V	THS = V <sub>OUT</sub>
V <sub>SO</sub>	Supply switch-over voltage	-	2.9	-	V	
$I_{CCDR}$	Data-retention mode current from internal battery	-	-	100	nA	$\frac{No~load~on~V_{OUTD}}{CE_{CON2},~and~RST.}\overline{CE}_{CON1},$
		Vcc - 0.2	-	-	V	$V_{CC} > V_{BAT}$ , $I_{OUT} = 100 mA$
V <sub>OUT1</sub>	V <sub>OUT</sub> voltage	V <sub>C</sub> C - 0.3	-	-	V	$V_{CC} > V_{BAT}$ , $I_{OUT} = 160 mA$
Vout2	V <sub>OUT</sub> voltage from internal battery	V <sub>BAT</sub> - 0.2	-	-	V	$\label{eq:VCC} \begin{split} V_{CC} < V_{BAT},  I_{OUT} = 100 \mu A, \\ from  internal  battery \end{split}$
I <sub>OUT1</sub>	V <sub>OUT</sub> current	-	-	160	mA	$V_{OUT} \ge V_{CC} - 0.3V$

Note: Typical values indicate operation at  $T_A = 25$ °C,  $V_{CC} = 5V$  or  $V_{BAT}$ .

### Capacitance (TA = 25°C, F = 1MHz, VCC = 5.0V)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions
$C_{\rm IN}$	Input capacitance	-	-	8	pF	Input voltage = 0V
C <sub>OUT</sub>	Output capacitance	-	-	10	pF	Output voltage = 0V

Note: This parameter is sampled and not 100% tested.

### **AC Test Conditions**

Parameter	Test Conditions
Input pulse levels	0V to 3.0V
Input rise and fall times	5ns
Input and output timing reference levels	1.5V (unless otherwise specified)
Output load (including scope and jig)	See Figure 3





Figure 3. Output Load

# Power-Fail Control (TA = 0 to 70°C)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
$t_{\mathrm{PF}}$	V <sub>CC</sub> slew 4.75 to 4.25V	300	-	-	μs	
$t_{FS}$	V <sub>CC</sub> slew 4.25V to V <sub>SO</sub>	10	-	-	μs	
$t_{PU}$	V <sub>CC</sub> slew 4.25 to 4.75V	0	-	-	μs	
t <sub>CED</sub>	Chip-enable propagation delay	-	7	10	ns	
t <sub>CER</sub>	Chip-enable recovery time	t <sub>RR</sub>	-	t <sub>RR</sub>	ms	Time during which SRAM is write-protected after $V_{CC}$ passes $V_{PFD}$ on power-up
t <sub>RR</sub>	V <sub>PFD</sub> to RST inactive	40	80	120	ms	$\frac{\text{Time, after } V_{CC} \text{ becomes valid, before }}{RST \text{ is cleared}}$
t <sub>AS</sub>	Input A set up to $\overline{\text{CE}}$	0	-	-	ns	
twpT	Write-protect time	tR	-	tR	μs	Delay after $V_{CC}$ slews down past $V_{PFD}$ before SRAM is write-protected
$t_{R}$	V <sub>PFD</sub> to <del>RST</del> active	40	100	150	μs	Delay after V <sub>CC</sub> slews down past V <sub>PFD</sub> before RST is active


**Note:** Typical values indicate operation at  $T_A = 25$ °C,  $V_{CC} = 5V$ .

# **Power-Down Timing**



TD250201.eps


# **Power-Up Timing**



TD250202.eps

# bq2502


# **Address-Decode Timing**




TD220204.eps

## **Typical Battery Characteristics** (source = Panasonic)


#### **CR1632 Load Characteristics**




CR1632 Capacity vs. Load Resistance




CR1632 Operating Voltage vs. Load Resistance



**CR1632 Temperature Characteristics** 



#### 12-Pin Module




12-Pin Module (MA)

Dimension	Minimum	Maximum
A	0.365	0.375
A1	0.015	-
В	0.017	0.023
С	0.008	0.013
D	0.710	0.740
E	0.710	0.740
e	0.590	0.630
G	0.090	0.110
L	0.120	0.150
S	0.105	0.130

All dimensions are in inches.

## **Ordering Information**



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated