

# 4-Mbit (512 K × 8) Static RAM

#### **Features**

- Higher speed up to 55 ns
- Wide voltage range: 2.2 V to 3.6 V and 4.5 V to 5.5 V
- Ultra low standby power
  - □ Typical standby current: 1 µA
  - □ Maximum standby current: 7 µA
- Ultra low active power
  - □ Typical active current: 2 mA at f = 1 MHz
- Easy memory expansion with CE and OE features
- Automatic power-down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Available in Pb-free 32-pin shrunk thin small outline package (STSOP) package


## **Functional Description**

The CY62148ESL is a high performance CMOS static RAM organized as 512 K words by 8-bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption. Placing the device in standby mode reduces power consumption by more than 99 percent when deselected (CE HIGH). The eight input and output pins (I/O₀ through I/O₂) are placed in a high impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW and WE LOW).

 $\overline{\text{Lo w}}$  rite to the device, take Chip Enable  $(\overline{\text{CE}})$  and Write Enable  $(\overline{\text{WE}})$  inputs LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>).

To read from the device, take Chip Enable ( $\overline{CE}$ ) and Output Enable ( $\overline{OE}$ ) LOW while forcing Write Enable ( $\overline{WE}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

# Logic Block Diagram







# Contents


Pin Configuration	3
Product Portfolio	3
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	
Capacitance	5
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
_	
Switching Waveforms  Truth Table	

Ordering Information	11
Ordering Code Definitions	
Package Diagram	
Acronyms	
Document Conventions	
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	15



# **Pin Configuration**

Figure 1. 32-pin STSOP (Top View) pinout



# **Product Portfolio**

						Power D	Dissipatio	on	
Product	Pango	V <sub>CC</sub> Range (V) <sup>[1]</sup>	On [1] Speed	Operating I <sub>CC</sub> , (mA)				Standby I (UA)	
Floudet	Range	ACC Manage (A)	(ns)	f = 1 MHz		f = f <sub>max</sub>		Standby, I <sub>SB2</sub> (µA)	
				<b>Typ</b> [2]	Max	<b>Typ</b> [2]	Max	<b>Typ</b> [2]	Max
CY62148ESL	Industrial / Automotive-A	2.2 V to 3.6 V and 4.5 V to 5.5 V	55	2	2.5	15	20	1	7

#### Notes

Data sheet specifications are not guaranteed for V<sub>CC</sub> in the range of 3.6 V to 4.5 V.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.



# **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature ......-65 °C to +150 °C Ambient temperature with power applied ...55 °C to +125 °C Supply voltage to ground potential ......-0.5 V to 6.0 V DC voltage applied to outputs in high Z state  $^{[3,\;4]}$  ......-0.5 V to 6.0 V DC input voltage [3, 4] ......-0.5 V to 6.0 V

Output current into outputs (low)	20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	> 2001 V
Latch-up current	> 200 mA

## **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> cc <sup>[5]</sup>
CY62148ESL	Industrial / Automotive-A		2.2 V to 3.6 V, and 4.5 V to 5.5 V

### **Electrical Characteristics**

Over the operating range

D	Description		Total Occupied		55 ns (Industrial/Automotive-A)			
Parameter	Description	lest Co	Test Conditions -			Max	Unit	
V <sub>OH</sub>	Output HIGH voltage	2.2 ≤ V <sub>CC</sub> ≤ 2.7	$I_{OH} = -0.1 \text{ mA}$	2.0	-	-	V	
		$2.7 \le V_{CC} \le 3.6$	$I_{OH} = -1.0 \text{ mA}$	2.4	-	-		
		$4.5 \le V_{CC} \le 5.5$	$I_{OH} = -1.0 \text{ mA}$	2.4	-	_		
V <sub>OL</sub>	Output LOW voltage	2.2 ≤ V <sub>CC</sub> ≤ 2.7	$I_{OL} = 0.1 \text{ mA}$	_	-	0.4	V	
		$2.7 \le V_{CC} \le 3.6$	I <sub>OL</sub> = 2.1 mA	-	_	0.4		
		4.5 ≤ V <sub>CC</sub> ≤ 5.5	I <sub>OL</sub> = 2.1 mA	-	_	0.4		
V <sub>IH</sub>	Input HIGH voltage	2.2 ≤ V <sub>CC</sub> ≤ 2.7		1.8	-	V <sub>CC</sub> + 0.3	V	
		$2.7 \le V_{CC} \le 3.6$		2.2	-	V <sub>CC</sub> + 0.3		
		$4.5 \le V_{CC} \le 5.5$		2.2	-	V <sub>CC</sub> + 0.5		
V <sub>IL</sub> [7]	Input LOW voltage	2.2 ≤ V <sub>CC</sub> ≤ 2.7		-0.3	_	0.4	V	
		2.7 ≤ V <sub>CC</sub> ≤ 3.6		-0.3	_	0.6		
		4.5 ≤ V <sub>CC</sub> ≤ 5.5		-0.5	_	0.6		
I <sub>IX</sub>	Input leakage current	$GND \leq V_{IN} \leq V_{CC}$		-1	-	+1	μA	
I <sub>OZ</sub>	Output leakage current	$GND \le V_O \le V_{CC}$	output disabled	-1	_	+1	μA	
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$	_	15	20	mA	
		f = 1 MHz	I <sub>OUT</sub> = 0 mA, CMOS levels	_	2	2.5		
I <sub>SB1</sub> <sup>[8]</sup>	Automatic CE power-down	$\overline{CE} \ge V_{CC} - 0.2 \text{ V}$	,	-	1	7	μA	
	current – CMOS inputs	$V_{IN} \ge V_{CC} - 0.2 V_{IN}$ $f = f_{max} (address)$ f = 0 (OE and WE)	and data only),	_				
I <sub>SB2</sub> <sup>[8]</sup>	Automatic CE power-down	$\overline{CE} \ge V_{CC} - 0.2 \text{ V}$	,		1	7	μA	
	current – CMOS inputs	$V_{IN} \ge V_{CC} - 0.2 V_{CC}$ f = 0, $V_{CC} = V_{CC}$	' or $V_{IN}$ ≤ 0.2 $V$ , max)	-				

- 3.  $V_{IL(min)} = -2.0 \text{ V}$  for pulse durations less than 20 ns.

- V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.
   V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
   Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V<sub>CC(min)</sub> and 200 μs wait time after V<sub>CC</sub> stabilization.
   Typical values are included for reference and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
   Under DC conditions the device meets a V<sub>IL</sub> of 0.8 V (for V<sub>CC</sub> range of 2.7 V to 3.6 V and 4.5 V to 5.5 V) and 0.6 V (for V<sub>CC</sub> range of 2.2 V to 2.7 V). However, in dynamic conditions input LOW voltage applied to the device must not be higher than 0.6 V and 0.4 V for the above ranges.
- 8. Chip enable (CE) must be HIGH at CMOS level to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



# Capacitance


Parameter [9]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(Typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

# **Thermal Resistance**

Parameter [9]	Description	Test Conditions	32-pin STSOP	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still air, soldered on a $3 \times 4.5$ inch, two-layer printed circuit board	49.02	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		14.07	°C/W

# **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms



Parameter	2.5 V	3.0 V	5.0 V	Unit
R1	16667	1103	1800	Ω
R2	15385	1554	990	Ω
R <sub>TH</sub>	8000	645	639	Ω
V <sub>TH</sub>	1.20	1.75	1.77	V

#### Note

<sup>9.</sup> Tested initially and after any design or process changes that may affect these parameters.




### **Data Retention Characteristics**

Over the operating range

Parameter	Description	Conditions	Min	<b>Typ</b> [10]	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1.5	_	_	V
ICCDR [11]	Data retention current		A –	1	7	μА
t <sub>CDR</sub>	Chip deselect to data retention time		0	_	_	ns
t <sub>R</sub> <sup>[12]</sup>	Operation recovery time		55	_	-	ns

# **Data Retention Waveform**

Figure 3. Data Retention Waveform



<sup>10.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25$  °C. 11. Chip enable ( $\overline{CE}$ ) must be HIGH at CMOS level to meet the  $I_{SB1} / I_{SB2} / I_{CCDR}$  spec. Other inputs can be left floating. 12. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100 \, \mu s$  or stable at  $V_{CC(min)} \ge 100 \, \mu s$ .



# **Switching Characteristics**

Over the operating range

Parameter [13]	Description	55 ns (Industrial / Automotive-A)		Unit
	·		Max	
Read Cycle		•		
t <sub>RC</sub>	Read cycle time	55	_	ns
t <sub>AA</sub>	Address to data valid	_	55	ns
t <sub>OHA</sub>	Data hold from address change	10	_	ns
t <sub>ACE</sub>	CE LOW to data valid	_	55	ns
t <sub>DOE</sub>	OE LOW to data valid	_	25	ns
t <sub>LZOE</sub>	OE LOW to low Z [14]	5	_	ns
t <sub>HZOE</sub>	OE HIGH to high Z [14, 15]	_	20	ns
t <sub>LZCE</sub>	CE LOW to low Z [14]	10	_	ns
t <sub>HZCE</sub>	CE HIGH to high Z [14, 15]	_	20	ns
t <sub>PU</sub>	CE LOW to power-up	0	_	ns
t <sub>PD</sub>	CE HIGH to power-up	_	55	ns
Write Cycle [1	6]			
t <sub>WC</sub>	Write cycle time	55	_	ns
t <sub>SCE</sub>	CE LOW to write end	40	_	ns
t <sub>AW</sub>	Address setup to write end	40	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	ns
t <sub>PWE</sub>	WE pulse width	40	_	ns
t <sub>SD</sub>	Data setup to write end	25	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>HZWE</sub>	WE LOW to high Z [14, 15]	_	20	ns
t <sub>LZWE</sub>	WE HIGH to low Z [14]	10	_	ns


#### Notes

<sup>13.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in Figure 2 on page 5.
14. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.
15. t<sub>HZCE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the output enter a high impedance state.
16. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.



# **Switching Waveforms**

Figure 4. Read Cycle No. 1 (Address Transition Controlled) [17, 18]







Figure 6. Write Cycle No. 1 (WE Controlled, OE HIGH During Write) [20, 21]



- 17. <u>Device is continuously selected. OE, CE</u> = V<sub>IL</sub>.

  18. WE is HIGH for read cycles.

  19. Address valid before or simila<u>r to CE</u> transition LOW.
- 20. Data I/O is high impedance if  $\overline{OE} = V_{|\underline{H}...}$ 21. If  $\overline{CE}$  goes HIGH simultaneously with WE HIGH, the output remains in high impedance state.
- 22. During this period, the I/Os are in output state. Do not apply input signals.



# Switching Waveforms (continued)

Figure 7. Write Cycle No. 2 ( $\overline{\text{CE}}$  Controlled)  $^{[23,\,24]}$ 





Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW) [24]



<sup>23.</sup> Data I/O is high impedance if  $\overline{\mathsf{OE}} = \mathsf{V}_{|\mathsf{H}^-}$ 24. If  $\mathsf{CE}$  goes HIGH simultaneously with WE HIGH, the output remains in high impedance state.
25. During this period, the I/Os are in output state. Do not apply input signals.



# **Truth Table**

CE	WE	OE	I/O	Mode	Power
H <sup>[26]</sup>	Х	Х	High Z	Deselect/power-down	Standby (I <sub>SB</sub> )
L	Н	L	Data out	Read	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	L	Х	Data in	Write	Active (I <sub>CC</sub> )




# **Ordering Information**

Table 1 lists the CY62148ESL MoBL<sup>®</sup> key package features and ordering codes. The table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at <a href="http://www.cypress.com/products">www.cypress.com/products</a>.

Table 1. Key features and Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62148ESL-55ZAXI	51-85094	32-pin STSOP (Pb-free)	Industrial
	CY62148ESL-55ZAXA	51-85094	32-pin STSOP (Pb-free)	Automotive-A


## **Ordering Code Definitions**





# **Package Diagram**

Figure 9. 32-pin STSOP (8 x 13.4 x 1.2 mm) ZA32 Package Outline, 51-85094



51-85094 \*F



# Acronyms

Acronym	Description		
BHE	byte high enable		
BLE	byte low enable		
CE	chip enable		
CMOS	complementary metal oxide semiconductor		
I/O	input/output		
OE	output enable		
SRAM	static random access memory		
TSOP	thin small outline package		
VFBGA	very fine-pitch ball gird array		
WE	write enable		

# **Document Conventions**

# **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
mA	milliampere			
ns	nanosecond			
Ω	ohm			
pF	picofarad			
V	volt			
W	watt			



# **Document History Page**

Rev.	ECN	Orig. of Change	Submission Date	Description of Change	
**	2612938	VKN / PYRS	01/21/09	New data sheet.	
*A	2800124	VKN	11/06/2009	Updated Product Portfolio (Included Automotive-A information). Updated Operating Range (Included Automotive-A information). Updated Ordering Information (Updated part numbers (Included Automotive-A information)).	
*B	2947039	VKN	06/10/2010	Updated Electrical Characteristics (Added Note 8 and referred the same note in I <sub>SB2</sub> parameter).  Updated Truth Table (Added Note 26 and referred the same note in CE column).  Updated Package Diagram.	
*C	3006318	AJU	08/23/2010	Updated Electrical Characteristics (Updated Note 8 and referred the same note in I <sub>SB1</sub> parameter). Updated Data Retention Characteristics (Added Note 11 and referred the same note in I <sub>CCDR</sub> parameter). Added Ordering Code Definitions. Added Acronyms and Units of Measure. Updated in new template.	
*D	3296704	RAME	06/29/2011	Updated Functional Description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines."). Updated Ordering Code Definitions. Updated Package Diagram to latest revision.	
*E	3515577	TAVA	02/03/2012	Updated Switching Waveforms.	
*F	3548240	TAVA	03/12/2012	Updated Electrical Characteristics (Updated Note 7 (Removed "Refer to AN13470 for details.").	



# Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cyl
Clocks & Buffers
Interface cyl
Lighting & Power Control cyl

Memory
Optical & Image Sensing
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/jnterface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/image cypress.com/go/psoc cypress.com/go/touch

cypress.com/go/USB

cypress.com/go/wireless

**PSoC Solutions** 

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-50045 Rev. \*F

Revised March 12, 2012