80 mA CMOS Low Iq Low-Dropout Voltage Regulator

The NCP562 series of fixed output low–dropout linear regulators are designed for handheld communication equipment and portable battery powered applications which require low quiescent. The NCP562 series features an ultra–low quiescent current of 2.5 μA . Each device contains a voltage reference unit, an error amplifier, a PMOS power transistor, resistors for setting output voltage, current limit, and temperature limit protection circuits.


The NCP562 has been designed to be used with low cost ceramic capacitors and requires a minimum output capacitor of 0.1 μ F. The device is housed in the micro–miniature SC82–AB surface mount package. Standard voltage versions are 1.5, 1.8, 2.5, 2.7, 2.8, 3.0, 3.3, and 5.0 V.

Features

- Low Quiescent Current of 2.5 μA Typical
- Low Output Voltage Option
- Output Voltage Accuracy of 2.0%
- Temperature Range of -40°C to 85°C

Typical Applications

- Battery Powered Instruments
- Hand-Held Instruments
- Camcorders and Cameras




This device contains 28 active transistors

Figure 1. Representative Block Diagram




ON Semiconductor*

http://onsemi.com



PIN CONNECTIONS

M = Date Code



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 320 of this data sheet.

PIN FUNCTION DESCRIPTION

Pin No.	Pin Name	Description		
1	Gnd	Power supply ground.		
2	Vin	Positive power supply input voltage.		
3	Vout	Regulated output voltage.		
4	Enable	This input is used to place the device into low–power standby. When this input is pulled low, the device is disabled. If this function is not used, Enable should be connected to Vin.		

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage	V _{in}	6.0	V
Enable Voltage	Enable	-0.3 to V _{in} +0.3	V
Output Voltage	V _{out}	-0.3 to V _{in} +0.3	V
Power Dissipation and Thermal Characteristics Power Dissipation Thermal Resistance, Junction to Ambient	P _D R _{θJA}	Internally Limited 400	W °C/W
Operating Junction Temperature	TJ	+125	°C
Operating Ambient Temperature	T _A	-40 to +85	°C
Storage Temperature	T _{stg}	-55 to +150	°C
Lead Soldering Temperature @ 260°C	T _{solder}	10	sec

This device series contains ESD protection and exceeds the following tests:
 Human Body Model 2000 V per MIL–STD–883, Method 3015
 Machine Model Method 200 V

 Latch up capability (85°C) ±100 mA DC with trigger voltage.

ELECTRICAL CHARACTERISTICS

 $(V_{in} = V_{out(nom.)} + 1.0 \text{ V}, V_{enable} = V_{in}, C_{in} = 1.0 \text{ } \mu\text{F}, C_{out} = 1.0 \text{ } \mu\text{F}, T_J = 25^{\circ}\text{C}, unless otherwise noted.})$

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage (T _A = 25°C, I _{out} = 1.0 mA) 1.5 V 1.8 V	V _{out}	1.455 1.746	1.5 1.8	1.545 1.854	V
2.5 V 2.7 V 2.8 V 3.0 V		2.425 2.646 2.744 2.940	2.5 2.7 2.8 3.0	2.575 2.754 2.856 3.060	
3.3 V 5.0 V		3.234 4.9	3.3 5.0	3.366 5.1	
Line Regulation 1.5 V–4.4 V (V _{in} = V _{o(nom.)} + 1.0 V to 6.0 V 4.5 V–5.0 V (V _{in} = 5.5 V to 6.0 V)	Reg _{line}	-	10 10	20 20	mV
Load Regulation (I _{out} = 10 mA to 80 mA)	Reg _{load}	_	20	40	mV
Output Current (V_{out} = (V_{out} at I_{out} = 80 mA) -3.0%) 1.5 V to 3.9 V (V_{in} = $V_{out(nom)}$ + 2.0 V) 4.0 V-5.0 V (V_{in} = 6.0 V)	I _{o(nom.)}	80 80	280 280	1.2	mA
Dropout Voltage (T_A = -40° C to 85° C, I_{out} = 80 mA, Measured at V_{ott} = -3.0%) 1.5 V=1.7 V 1.8 V=2.4 V 2.5 V=2.6 V 2.7 V=2.9 V 3.0 V=3.2 V 3.3 V=4.9 V 5.0 V	V _{in} –V _{out}		550 400 250 230 200 190 140	800 550 400 400 350 350 250	mV
Quiescent Current (Enable Input = 0 V) (Enable Input = V _{in} , I _{out} = 1.0 mA to I _{o(nom.)})	IQ	- -	0.1 2.5	1.0 6.0	μΑ
Output Short Circuit Current 1.5 V to 3.9 V (V _{in} = V _{nom} + 2.0 V) 4.0 V–5.0 V (V _{in} = 6.0 V)	I _{out(max)}	600 150	300 300	600 600	mA
Output Voltage Noise (f = 100 Hz to 100 kHz, V _{out} = 3.0 V)	V _n	-	100	-	μVrms
Enable Input Threshold Voltage (Voltage Increasing, Output Turns On, Logic High) (Voltage Decreasing, Output Turns Off, Logic Low)	V _{th(en)}	1.3 -	-	_ 0.3	V
Output Voltage Temperature Coefficient	T _C	-	±100	-	ppm/°C

^{3.} Maximum package power dissipation limits must be observed.

$$PD = \frac{T_{J(max)} - T_{A}}{R_{\theta JA}}$$

4. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.




Figure 2. Quiescent Current versus Temperature




Figure 3. Quiescent Current versus Input Voltage




Figure 4. Output Voltage versus Temperature




Figure 5. Output Voltage versus Input Voltage




Figure 6. Dropout Voltage versus Temperature




Figure 7. Turn-On Response




Figure 8. Line Transient Response

Figure 9. Load Transient Response




Figure 10. Output Voltage Noise

DEFINITIONS

Load Regulation

The change in output voltage for a change in output current at a constant temperature.

Dropout Voltage

The input/output differential at which the regulator output no longer maintains regulation against further reductions in input voltage. Measured when the output drops 3.0% below its nominal. The junction temperature, load current, and minimum input supply requirements affect the dropout level.

Maximum Power Dissipation

The maximum total dissipation for which the regulator will operate within its specifications.

Quiescent Current

The quiescent current is the current which flows through the ground when the LDO operates without a load on its output: internal IC operation, bias, etc. When the LDO becomes loaded, this term is called the Ground current. It is actually the difference between the input current (measured through the LDO input pin) and the output current.

Line Regulation

The change in output voltage for a change in input voltage. The measurement is made under conditions of low dissipation or by using pulse technique such that the average chip temperature is not significantly affected.

Line Transient Response

Typical over and undershoot response when input voltage is excited with a given slope.

Thermal Protection

Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When activated at typically 160°C, the regulator turns off. This feature is provided to prevent failures from accidental overheating.

Maximum Package Power Dissipation

The maximum power package dissipation is the power dissipation level at which the junction temperature reaches its maximum operating value, i.e. 125°C. Depending on the ambient power dissipation and thus the maximum available output current.

APPLICATIONS INFORMATION

A typical application circuit for the NCP562 series is shown in Figure 1.

Input Decoupling (C1)

A $1.0~\mu F$ capacitor either ceramic or tantalum is recommended and should be connected close to the NCP562 package. Higher values and lower ESR will improve the overall line transient response.

TDK capacitor: C2012X5R1C105K, or C1608X5R1A105K

Output Decoupling (C2)

The NCP562 is a stable regulator and does not require any specific Equivalent Series Resistance (ESR) or a minimum output current. Capacitors exhibiting ESRs ranging from a few $m\Omega$ up to $10~\Omega$ can thus safely be used. The minimum decoupling value is $0.1~\mu F$ and can be augmented to fulfill stringent load transient requirements. The regulator accepts ceramic chip capacitors as well as tantalum devices. Larger values improve noise rejection and load regulation transient response.

TDK capacitor: C2012X5R1C105K, C1608X5R1A105K, or C3216X7R1C105K

Enable Operation

The enable pin will turn on the regulator when pulled high and turn off the regulator when pulled low. These limits of threshold are covered in the electrical specification section of this data sheet. If the enable is not used, then the pin should be connected to $V_{\rm in}$.

Hints

Please be sure the Vin and Gnd lines are sufficiently wide. When the impedance of these lines is high, there is a chance to pick up noise or cause the regulator to malfunction. Set external components, especially the output capacitor, as close as possible to the circuit, and make leads as short as possible.

Thermal

As power across the NCP562 increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material and also the ambient temperature effect the rate of temperature rise for the part. This is stating that when the NCP562 has good thermal conductivity through the PCB, the junction temperature will be relatively low with high power dissipation applications.

The maximum dissipation the package can handle is given by:

$$PD = \frac{T_{J(max)} - T_{A}}{R_{\theta JA}}$$

If junction temperature is not allowed above the maximum 125°C, then the NCP562 can dissipate up to 250 mW @ 25°C.

The power dissipated by the NCP562 can be calculated from the following equation:

$$P_{tot} = [V_{in} * I_{gnd} (I_{out})] + [V_{in} - V_{out}] * I_{out}$$
or


$$V_{inMAX} = \frac{P_{tot} + V_{out} * I_{out}}{I_{gnd} + I_{out}}$$

If an 80 mA output current is needed then the ground current from the data sheet is 2.5 μ A. For an NCP562SQ30T1 (3.0 V), the maximum input voltage will then be 6.0 V.

MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



ORDERING INFORMATION

Device	Nominal Output Voltage	Marking	Package	Shipping	
NCP562SQ15T1	1.5	LDI			
NCP562SQ18T1	1.8	LEY		3000 Units/	
NCP562SQ25T1	2.5	LDK			
NCP562SQ27T1	2.7	LEZ			
NCP562SQ28T1	2.8	LDL	SC82-AB	8" Tape & Reel	
NCP562SQ30T1	3.0	LDM			
NCP562SQ33T1	3.3	LDN			
NCP562SQ50T1	5.0	LDP			

Additional voltages are available upon request by contacting your ON Semiconductor representative.